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There are many different types of biopotential signals, such as action potentials 
(APs), local field potentials (LFPs), electromyography (EMG), electrocardiogram (ECG), 
electroencephalogram (EEG), etc. Nerve action potentials play an important role for the 
analysis of human cognition, such as perception, memory, language, emotions, and motor 
control. EMGs provide vital information about the patients which allow clinicians to 
diagnose and treat many neuromuscular diseases, which could result in muscle paralysis, 
motor problems, etc. EEGs is critical in diagnosing epilepsy, sleep disorders, as well as 
brain tumors. 
Biopotential signals are very weak, which requires the biopotential amplifier to 
exhibit low input-referred noise. For example, EEGs have amplitudes from 1 μV 
[microvolt] to 100 μV [microvolt] with much of the energy in the sub-Hz [hertz] to 100 Hz 
[hertz] band. APs have amplitudes up to 500 μV [microvolt] with much of the energy in 
the 100 Hz [hertz] to 7 kHz [hertz] band. In wearable/implantable systems, the low-power 
operation of the biopotential amplifier is critical to avoid thermal damage to surrounding 
tissues, preserve long battery life, and enable wirelessly-delivered or harvested energy 
supply. For an ideal thermal-noise-limited amplifier, the amplifier power is inversely 
proportional to the input-referred noise of the amplifier. Therefore, there is a noise-power 
trade-off which must be well-balanced by the designers. 
In this work I propose novel amplifier topologies, which are able to significantly 
improve the noise-power efficiency by increasing the effective transconductance at a given 
 
vi
current. In order to reject the DC offsets generated at the tissue-electrode interface, energy-
efficient techniques are employed to create a low-frequency high-pass cutoff. The noise 
contribution of the high-pass cutoff circuitry is minimized by using power-efficient 
configurations, and optimizing the biasing and dimension of the devices. Sufficient 
common-mode rejection ratio (CMRR) and power supply rejection ratio (PSRR) are 
achieved to suppress common-mode interferences and power supply noises. The design are 
fabricated in standard CMOS processes. The amplifiers’ performance are measured on the 
bench, and also demonstrated with biopotential recordings. 
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Introduction and Background 
 
 
1.1 Introduction to Biomedical Signals  
Generally speaking, biomedical signals can be classified into two types: 
endogenous signals and exogenous ones [1]. Endogenous signals such as 
electrocardiograms (ECG), (electroencephalograms) EEG, which arise from natural 
physiological processes, are obtained within or on living creatures through electrodes. 
Exogenous signals such as X-rays, monochromatic light, optical coherence tomography 
(OCT) are applied externally to detect internal structures and parameters of the objects. 
Almost all endogenous bioelectric signals are caused by the transient changes of 
transmembrane potential in living cells, particularly in nerve cells, and in muscle cells, 
including the heart. The endogenous biomedical signals have bandwidths generally from 
sub-hertz up to 10 kHz at the high end. All bioelectric signals have background noise, 
because they are recorded in the company of broadband noise arising from nearby 
physiological sources.  
1.1.1 Nerve Action Potentials 
Neurons are the basic information processing units in central nervous system (CNS) 
[2]. A neuron receives “input information” from other neurons, processes that information, 
and then sends that processed information as “output” to other neurons. Therefore, neurons 
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process all kinds of information through which we are able to move, to see, to hear, to taste, 
to smell, to think, and to remember. In the nerve cell membrane, the transient changes of 
specific ionic conductances and permeabilities generate nerve action potentials (spikes) 
[1]. In order to achieve long-distance and rapid communication, neurons send action 
potentials along axons, which is called conduction mechanism. In neurons, the action 
potentials play a primary role in cell-to-cell communication [3]. With extracellular metal 
microelectrodes, the nerve action potentials could be recorded over long periods of time. 
However, the extracellular recording techniques suffer from the problem that the nerve 
spikes from adjacent neurons are picked up by the electrodes. Unfortunately, this resulted 
background noise has the same bandwidth as the desired spikes, and is added to the 
interesting unit’s signal. In order to significantly improve the recording signal-to-noise 
ratio (SNR), it might be possible to isolate single axons with hook or suction electrodes in 
dissected peripheral nerve fibers. By using fine platinum-iridium extracellular 
microelectrodes, it might be possible to make recording from single units in insect optic 
lobes, with major spike amplitudes ranging from 50 to 500 μV [1]. 
1.1.2 Muscle Action Potentials 
The muscle action potentials arise from the depolarization of the muscle cell 
membrane [3]. In normal skeletal muscle cells, the action potentials are similar to the ones 
in nerve cells. Muscle action potentials such as electromyogram (EMG) could be recorded 
on the skin surface with electrodes. By using needle electrodes which pierce into a 
superficial muscle, it is possible to make recording from single motor units (SMUs) or 
individual muscle fibers. These EMGs are very important in diagnosing many 
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neuromuscular diseases, which could result in muscle weakness or paralysis, motor 
problems, and motor nerve damage. 
1.1.3 Other Bioelectric Signals 
Electrocardiogram (ECG or EKG) results from the polarization and depolarization 
of cardiac tissue [4]. The amplitude and wave-shape of the ECG is dependent on the 
electrodes’ location on the skin surface. The recording of ECGs is very important in 
medical diagnosis and patient care. It can give information regarding the rhythm of the 
heart, the presence of any damage to the heart, as well as the effects of devices used to 
regulate the heart. The ECG testing is critical when a heart attack is suspected. The 
amplitudes of ECG QRS spikes are dependent on the recording site and the patient’s body 
type, which can range from a 400 μV to 2.5 mV at peak [1]. 
Electroencephalogram (EEG) arises from ionic current flows within the neurons of 
the brain [5], [6]. The EEGs reflect the summation of the synchronous activity of a large 
number of neurons which have similar spatial orientation, because it is far too small to pick 
up the bioelectric potential generated by an individual neuron. The EEGs are frequently 
used in diagnosing epilepsy, sleep disorders, coma, brain death, as well as brain tumors 
and stroke [7]. The typical EEG potentials recorded on the scalp are no more than 150 µV 
at peak [1]. In order to localize sites of EEG activities on the brain’s surface, the multi-
electrode recording technique is used. Traditionally, EEGs have been classified into four 
frequency band [1]: 
 Delta waves, which occur in adults in deep sleep, have the largest amplitudes 
and lowest frequencies (<4 Hz). 
 Theta waves, which are seen in young children and in drowsiness in adults, have 
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large amplitudes and low frequencies (4 to 7 Hz). 
 Alpha waves, which are recorded from adults who are conscious but relaxed 
with the eyes closed, lie in the frequencies of 8 to 13 Hz and amplitudes of 20 
to 200 μV. 
 Beta waves, having the frequency band from 13 to 50 Hz, are most easily found 
in the parietal and frontal regions of the scalp. 
The other bioelectric signals like electroretinogram (ERG), electrooculogram 
(EOG), and electrocochleogram (ECoG) have low amplitude (hundreds of microvolts at 
peak) and contain primarily low frequencies (0.01 to 100 Hz) [1]. The recordings of these 
bio-potentials are for diagnostic and research purposes, and are usually accompanied by 
undesired noise from EMGs and the electrodes. Fig. 1.1 shows the approximate extreme 
 
Fig. 1.1. Approximate extreme ranges of peak-signal amplitudes and approximate 














ranges of peak-signal amplitudes and approximate frequency range of EOGs, EEGs, ECGs, 
and EMGs signals. 
1.2 Introduction to Bioelectrodes 
In order to record bio-potentials, bioelectrodes are needed between bio-potential 
amplifiers and the “wet” environment of living creatures. The size of bioelectrodes range 
from microscopic intra-cellular research electrodes to large defibrillation paddles [8]. Most 
bioelectrodes are made of metal, but the microscopic intra-cellular research electrodes are 
glass capillary tubes filled with a conductive saline solution. Table I lists some popular 
recording techniques for bioelectric signals. 
           When designing a biopotential acquisition system, it is important to know the 
equivalent circuit that exists between the electrode terminals. Without such an equivalent 
model, it is difficult to specify the input impedance of the bio-potential amplifiers [9]. Each 
electrode can be modeled by a parallel RC circuit in series with a resistor. In general, since 
both resistors in the electrode model contribute thermal noise, it is desirable that the 
Table I. Popular Recording Techniques for Bioelectric Signals. 
Recording Techniques Description 
Patch clamp technique Recording current flow from single ion channel of an individual neuron. 
Intra-cellular recording Recording from the inside of an individual neuron. 
Extra-cellular recording Recording from the outside of an individual or a few neuron(s). 




impedance of the electrode should be made as small as possible. Fig. 1.2 (a) shows the 
impedance magnitude measurement circuit for the bioelectrodes. The linear equivalent 
circuit for one electrode is shown in Fig. 1.2 (b). In the measurement of a bioelectric event, 
the biopotential amplifier must have an input impedance much larger than the impedance 
of the bioelectrodes. Otherwise, it may not only result in obtaining an attenuated amplitude 
for a bioelectric event but also may lead to serious waveform distortion [9]. Clinically, the 
distortion in waveform of bioelectric event may cause misguided diagnosis. 
1.3 Research Motivation 
There is a rapid development of multi-channel implantable integrated biopotential 
recording systems, which allow simultaneous recording and stimulation at multiple sites in 
 
Fig. 1.2. (a) Impedance magnitude measurement circuit for the bioelectrodes. (b) Linear 
equivalent circuit for one electrode [1].  
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the brain and the body [10]. Implanted deep in the brain, the electrodes convey both high-
frequency nerve action potentials (spikes), and low-frequency local field potentials (LFPs).  
Placed noninvasively on the scalp or on the cortical surface, the electrodes convey 
brain signals known as EEG and ECoG, respectively. Fig. 1.3 shows the typical block 
diagram of the integrated implantable biopotential recording system. In the recording 
systems, the biopotential amplifier (BPA) is one of the key elements. It senses and 
amplifies the bioelectric signals such as action potentials, EEGs, ECGs etc., through 
electrode-tissue interfaces. The biopotential from the desired channel is selected by MUX, 
and is converted to digital waveform by ADC. The digitized signal is further processed by 
DSP block, and then transmitted wirelessly through the telemetry block (Tx and Rx in Fig. 
 























1.3). The wireless telemetry block can also receive stimulation waveform data for the 
stimulation channel. 
Monolithic amplifiers have been used for biopotential recording for decades [11], 
[12]. However, the large time constants inherent in the amplifier dynamics typically 
preclude timesharing of a single amplifier among multiple electrodes [13]. For multi-
channel recording applications, a large number of BPAs (on the order of 100-1000, one per 
active electrode), are incorporated in the recording systems, which puts power constraints 
on BPA design. Firstly, the power consumption per BPA should be minimized to avoid 
excessive heat dissipation which may cause cell damage or death in the surrounding tissues 
[14], [15]. The precise limits to power dissipation can be difficult to establish. Typically, 
the maximum temperature increase due to the operation of the cortical implant in any 
surrounding tissue should be kept at less than 1°C [16]. Therefore, the power limits are 
determined by the dimension and shape of the implantable recording systems. For example, 
preliminary experiments have shown that an implanted cortical 100-electrode array with 
integrated electronics (rough dimension of 6mm by 6mm by 2mm) can dissipate 
approximately 10 mW of power in safe usage [17], [18]. With modern MEMS arrays 
having approximately 100 electrodes and a 10 mW power dissipation limit on the recording 
systems, a rough estimation shows that each channel must consume power less than 100 
µW. Considering the power budget for the shared blocks on a chip such as ADC, power 
supply regulation, DSP, and wireless telemetry circuitry, the power limit on each BPA 
should be even less. For implantable recording systems with battery operation, low-power 
consumption could prolong the time between recharges, thus expanding the battery’s life 
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to avoid frequent surgeries for battery replacement. If the recording systems are sufficiently 
ultra-low power, it might be possible for the battery to be partially or completely replaced 
by a radio-frequency identification (RFID) power extraction system [19] or by other forms 
of energy harvesting, such as body vibration [20] or body heat [21]. 
Since the bioelectric signals can be very weak, the input-referred noise of the BPAs 
has to be minimized to achieve a large dynamic range. For example, depending on distance 
between the active neuron and the recording electrode, typical extracellular action 
potentials have amplitudes up to 500 μV with much of the signal energy in the 100 Hz-7 
kHz band. LFPs have amplitudes as high as 1 mV and contain signal energy from sub-Hz 
up to 200 Hz [22]-[24]. The input-referred noise of the BPA should be lower than the 
typical extracellular neural background noise of 5-10 μVrms to get clean neural signal 
recordings [25]. For an ideal thermal-noise-limited BPA with a constant bandwidth and 
supply voltage, assuming that the BPA is CMOS based and all the transistors are biased in 
weak inversion region, power consumption of the BPA is inversely proportional to 
2
n iv  
where niv is the input-referred noise of the BPA. Therefore, there exists a trade-off 
between low-noise and low-power which must be well-balanced by the designers. 
The BPAs should be able to adequately reject the large dc offsets present at the 
electrode-tissue interface. Placement of a metallic electrode in the tissue results in charge 
distribution, and creating a capacitive double-layer which can cause significant polarization 
voltages [26]. Since the BPAs are designed to be high gain (40 - 80 dB) to provide sufficient 
amplification for the weak biopotentials and are powered by low supply voltage to achieve 
low-power operation, the input offsets that can reach hundreds of millivolts would easily 
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saturate the BPAs. Therefore, the BPAs need to be able to reject large dc offsets without 
compromising the information-bearing low-frequency components of the biopotentials. 
Moreover, another key requirement for the BPAs design is to avoid corrosion of the 
electrodes that may cause cytotoxicity. This puts a leakage current constraint at the BPAs 
inputs. 
High common-mode rejection ratio (CMRR) and power-supply rejection ratio 
(PSRR) is important in BPAs design. Since the signal input occurs at high impedance 
nodes, they often pick up a considerable amount of an interfering common-mode 60 Hz 
noise, which lies in the bandwidth of our interest. In order to reduce pickup of 60 Hz noise, 
and other capacitively- and inductively-coupled interference, the signal path between the 
electrodes and the BPAs should be minimized. Other non-idealities that affect the 
performance of the biopotential recordings are common-mode noise and interference from 
on-chip digital circuitry, and the supply noise from the power regulation circuitry. Fully 
differential configurations usually provide better CMRR and PSRR than single-ended one. 
However, the common-mode feedback circuits (CMFB) that required in fully differential 
configurations increase the power consumption and design complexity. 
It is desired that the BPAs should have high input impedance. Firstly, the source 
impedance of the electrode interface may interact with the input impedance of the BPAs, 
resulting in voltage dividers or parasitic frequency corners, which may attenuate or filter 
out the interesting biopotentials. Besides, if the BPAs don’t have an input impedance much 
larger than the impedance of the bioelectrodes, it may lead to serious waveform distortion 
of the bio-potentials [9]. Clinically, the distortion in waveform of bioelectric event may 
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cause misguided diagnosis. Moreover, the electrode impedance imbalance may result in 
degradation of CMRR and PSRR. The BPAs with high input impedance are less sensitive 
to electrode impedance imbalance. 
The area consumed per BPA must be small such that the multi-channel recording 
system can be designed with a small form factor. High-density integration not only reduces 
fabrication cost but also minimizes surgical damage in implantation. 
In summary, there are several main specifications for the BPAs design: 
 Have sufficiently low input-referred noise (< 5 µVrms). 
 Have minimal power consumption to avoid thermal damage to surrounding 
tissues, preserve long-battery life, and enable wirelessly-delivered or harvested 
energy supply (< 100 μW). 
 Have much higher input impedance than the electrode-tissue interface to avoid 
biopotential attenuation and distortion (typically a few MΩs at 1 kHz). 
 Have negligible dc input current. 
 Block dc offsets present at the electrode-tissue interface to prevent saturation of 
the BPAs. 
 Amplify bioelectric signals in the frequency bands of interest (typically from as 
low as sub-Hz up to 10 kHz). 
 Have sufficient dynamic range convey biopotentials (spikes or LFPs). 
 Have sufficient CMRR to reject 60 Hz common-mode interference and other 




 Small silicon area to allow the integration of high-channel-count recording 
systems. 
1.4 Original Contributions 
            In this work, an ultra-low-power low-noise amplifier for neural recordings and a 
configurable low-power analog-front end for the recordings of a variety of biopotential 
signals is proposed. The original contribution of this work is summarized below: 
 Proposed a novel amplifier array topology with ultra-low-power low-noise 
operation that is suitable for large-scale integration. The topology combines a 
highly efficient but supply-sensitive single-ended first stage with a shared 
reference channel and a differential second stage to effect feed-forward supply 
noise cancellation, combining the low power of single-ended amplifiers with 
improved supply rejection.  A two-channel amplifier was fabricated in a 90 nm 
standard CMOS process. The performance was measured on the bench, and was 
demonstrated with neural recordings. 
 Proposed a novel chopper-stabilized telescopic-cascode amplifier with 
complementary-input current-reuse technique which achieves excellent noise-
power efficiency. 
 Proposed a tunable input impedance boost loop to maximize the impedance 
boost factor by compensating for process variation and parasitic capacitance. 
 Proposed a pseudo-resistor based large-time constant integrator to create sub-Hz 
high-pass corner, which is area- and power-efficient. 
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 Proposed a power-efficient configurable analog front-end (AFE) for the 
recordings of a variety of biopotential signals. The AFE was fabricated in a 130 
nm standard CMOS process. The performance was measured on the bench, and 
was demonstrated with biopotential recordings.  
1.5 Dissertation Overview          
            Chapter 2 provides an overview of previous research on the design of biopotential 
amplifiers.  
            Chapter 3 describes the implementation of the amplifier array topology with ultra-
low-power low-noise operation. The analysis of PSRR, CMRR, noise optimization, and 
noise efficiency factor (NEF) calculation is presented. The experimental results and 
biological recordings are presented.    
            Chapter 4 describes the design of a power-efficient configurable analog-front-end 
for the recordings of a variety of biopotential signals. The experimental results and 
biological recordings are presented.  







Chapter 2  
Literature Review 
2.1 Low-Noise Low-Power Amplifiers with Capacitive 
Feedback          
Recently there has been a great interest in designing low-power low-noise 
amplifiers for bio-potential recordings [11], [27]-[38]. The oft-cited amplifier [27] presents 
many useful techniques for designing BPAs. The schematic of the BPA is [27] shown in 
Fig. 2.1, which is based around on an operational transconductance amplifier (OTA). A 













Fig. 2.1 Schematic of the BPA presented in [27] 
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the BPA, which offers good matching and consume no extra power. The input is AC 
coupled, so any dc offset generated at the electrode-tissue interface is rejected. MOS-
bipolar elements [39] called pseudo-resistors are used to set the DC feedback and the low-
frequency amplifier cutoff, which provides an area-efficient means of creating a huge 
small-signal resistance (>1012 Ω) for low-frequency operation. The low-frequency cutoff 
is given by 1/(2rincC2), where rinc is the small-signal resistance of the pseudo-resistors. The 
BPA reported in [27] employs the current-mirror OTA, which achieves high output swing 
at the cost of having additional current branches. The schematic of the current-mirror OTA 
is shown in Fig. 2.2. It is not noise-power efficient, because it has more noise contributions 
from the active MOS loads and more current branches. The BPA [27] consumes 80 μW to 
achieve low input-referred noise in the bandwidth of 7.2 kHz. In implantable multi-
electrode systems, the power of 80 μW required by each neural amplifier can be a limiting 
factor. A two-stage OTA-based BPA [33] achieves both large gain and wide output swing 
with an NEF of 19.4. However, in order to ensure stability, the second stage consumes 
considerable current which is not power efficient. In order to reduce the output quiescent 
current, push-pull operation [34] has been added to a two-stage OTA to improve the NEF 
to 3.26.  
The BPA [35] introduces a partial OTA sharing architecture, which improves the 
noise-power efficiency and reduces silicon area. The BPA achieves 3.5 μVrms input-
referred noise over 10 Hz to 7.2 kHz with a corresponding NEF of 3.35, while consuming 
4.4 μA from 1.8 V supply. However, a systematic mismatch existing from one channel to 
another degrades the channel crosstalk performance. Moreover, in order to avoid the 
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excessive degradation of the common-mode rejection ratio (CMRR) and channel crosstalk, 
the complexity of the circuit layout significantly increases as the number of channels 
increases. Thus, this sharing technique is not suitable for large-channel-count integration. 
Fully-differential BPAs [36], [37] employ the folded-cascode OTA instead of 
current-mirror one [27]. Compared with current-mirror OTA, the folded-cascode OTA is 
more noise-power efficient, because it has less noise sources. However, folded-cascode 
OTA provides less output swing than current-mirror OTA. Since the input bio-potentials 
are very week (up to a few mV), the large output swing feature is not necessary. While the 
BPA [37] achieving 3.6 μVrms input-referred noise over 20 Hz to 10 kHz, the current 
consumption is 8 μA at ±1.7 V. To further improve the noise-power efficiency, the 






Fig. 2.2 Schematic of the OTA used in [27]. 
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The BPAs presented in [28], [38] employ current scaling technique to reduce the 
current consumption from the folded branches. The schematic of the current-scaling OTA 
is shown in Fig. 2.3. Although current scaling technique significantly increases the noise-
power efficiency, such severe current scaling increases the impedance looking into the 
source of the output transistors which could significantly degrade the effective 
transconductance of the OTA. In order to avoid the problem, cascode transistors are added 
to boost the output impedance of the input pair, which requires more headroom. In addition, 
large source degeneration resistors are used to minimize the noise contribution and increase 
the output impedance of the MOS active loads at the cost of large headroom and silicon 
area. The BPA [28] achieves 3.06 μVrms input-referred noise with a corresponding NEF of 






















Fig. 2.3. Schematic of the folded-cascode OTA in [28]. 
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The BPA [29] employs the current scaling technique [28] to minimize the current 
consumption and a current splitting technique [40] to increase the drain resistances of both 
input transistors and current-sinking transistors. The schematic of the OTA is shown in Fig. 
2.4. The BPA [29] achieves 3.07 μVrms input-referred noise with a corresponding NEF of 
3.09 over 0.36 Hz to 1.3 kHz, while consuming 0.872 μA from a 2.8V supply.  However, 
for both BPAs [28] and [29], the current errors caused by large-scale mirroring must be 
well-controlled. Otherwise, the severe current scaling scheme between the input 
differential pairs and the folded-branches will not work. Besides, the large source 
degeneration resistors which are used to minimize the noise contribution from the active 
loads increase the chip area and the voltage head-room, which makes the BPAs not suitable 














































Fig. 2.4. Schematic of the folded-cascode OTA in [29]. 
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An open-loop single-ended amplifier with complementary–input current-reuse [30] 
was introduced. The schematic of the amplifier is shown in Fig. 2.5. The complementary-
input current-reuse technique drives the gates of both complementary-input transistors, 
which doubles the effective transconductance of the amplifier. Due to the employment of 
complementary-input current-reuse technique and the single current branch, the BPA [30] 
is extremely power-efficient for a given noise and bandwidth. However, the single-ended 
topology features poor power supply rejection ratio (PSRR) and open-loop configuration 
leads to imprecise gain control. The BPA reported in [30] exhibits 3.5 μVrms input-referred 
noise with an excellent NEF of 1.8 over 0.3 Hz to 4.7 kHz while consuming only 805 nA 
current from a 1V supply, at the expense of poor PSRR of 5.5 dB and total harmonic 
distortion (THD) of 7.1% at 1mVpp input. Because of the poor PSRR, ultra-low noise 
voltage regulation circuitry is needed, which consumes additional power and potentially 







Fig. 2.5. Schematic of the open-loop single-ended amplifier in [30]. 
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CMRR is also required to suppress the common-mode noise and interference from on-chip 
digital circuitry or other noise sources.  
Recently, a closed-loop two-stage fully-differential complementary-input current-
reuse amplifier has been presented in [31], in which the PSRR is greatly improved by using 
the differential-input configuration. The schematic of the amplifier is shown in Fig. 2.6. 
However, at a given power budget, the input-referred thermal noise power of the 
differential-input configuration is twice that of the single-ended amplifier [30] because the 
output noise was doubled by the differential branches, which significantly degraded the 
noise-power efficiency. In addition, the second stage needs to consume considerable power 







Fig. 2.6. Schematic of the closed-loop two-stage fully-differential amplifier in [31]. 
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with a corresponding NEF of 2.9 over 0.05 Hz to 10.5 kHz, while consuming 12.1 μA 
current from a 1V supply. 
2.2 Chopper-Stabilized Low-Noise Amplifiers 
The previous section discussed the design of energy-efficient BPAs based on 
capacitive feedback configuration [27]. Because bio-potentials have a bandwidth up to a 
few kHz, a few strategies are used to minimize the flicker noise of the CMOS transistors. 
Firstly, because flicker noise in PMOS transistors is typically one to two orders of 
magnitude lower than flicker noise in NMOS transistors, PMOS transistors are used as the 
input pair [41]. Secondly, the flicker noise is minimized by sizing the transistors with large 
gate area [42]. Lastly, the input-pair transistors are biased in the subthreshold regime to 
minimize the noise contribution from the active loads [27]. Some low-frequency bio-
potentials like EEG are very weak (1~100 µV, sub-Hz to 100 Hz), so the BPAs needs to 
have excellent noise performance at low frequencies. However, since the total input-
referred noise of the capacitive-feedback amplifier increases as the parasitic capacitance of 
the input transistors increases [27], it’s not very efficient to suppress the low-frequency 
noise by simply sizing the transistors with large gate area. Besides, large-size transistors 
are not area-efficient.  
To effectively minimize the low frequency noise like flicker noise (1/f noise) and 
popcorn noise, the auto-zero (AZ) and chopper stabilization (CHS) techniques can be used 
[43]. The basic principle of the auto-zero is sampling the undesired quantity (noise and 
offset) and then subtracting it from the contaminated signal either at the input or the output 
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of the op-amp. Since auto-zero is a sampling process, the wideband is aliased down to the 
baseband, increasing the noise floor.  
Unlike the auto-zero process, the chopper stabilized technique employs modulation 
to transpose the signal to a higher frequency where there is little 1/f noise, and then 
demodulates it back to the baseband after amplification, and thus achieves superior low-
frequency noise performance. The typical chopping principle is shown in Fig. 2.7. At the 
input, a CMOS-based switch modulator shifts the input signal to a higher frequency. The 
choice of the modulation frequency is set by the amplifier’s excess noise. Usually, the 
modulation frequency should be higher than the 1/f noise corner [43]. After the 
amplification, the modulated signal is translated back to baseband by a second 
demodulator, and the low-frequency noise (1/f noise, offset) is shifted up to modulation 
frequency. The following low-pass filter suppresses the up-modulated offsets and 1/f noise 
from the amplifier output. Chopper stabilized technique is usually preferred over the auto-











Fig. 2.7. Configuration of the typical chopper stabilized technique. 
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aliasing.  However, this is at the cost of significant ripple at the amplifier output, due to the 
up-modulated offset and 1/f noise [43]. 
To suppress the chopping ripple, filters with kHz cut-off frequencies are needed. 
However, the filters with low cut-off frequencies usually require significant chip area. In 
many applications, this is undesirable and so a variety of area-efficient on-chip techniques 
have been reported. One on-chip technique utilize auto-zeroing technique to reduce the 
amplifier’s initial offset [44]. However, due to the increased low-frequency noise caused 
by the noise folding of the auto-zeroing technique, extra power dissipation is needed to 
meet a given noise specification. In precision temperature measurement systems, this is a 
serious drawback, because in these systems self-heating needs to be minimized. By 
reducing the amplifier’s bandwidth to a fraction of the auto-zeroing frequency, the noise 
folding problem caused by auto-zeroing can be mitigated [45]. However, for quasi-
continuous-time operation, two auto-zeroed input stages with a ping-pong operation must 
be used, which doubles the power consumption. Sample-and-hold filters [46], [47] can be 
alternatively used to reduce the chopping ripple. However, because of the involvement of 
sampling, a certain noise folding problem still exists. Moreover, the extra delay caused by 
the sample-and-hold filter significantly increases the design complexity of the frequency 
compensation network. Recently, a continuous-time ripple reduction loop (RRL) [48] has 
been proposed to minimize the chopping ripple. The loop synchronously demodulates the 
amplifier’s output ripple, and then drives it to zero by canceling the offset of the input 
stage. Due to the continuous time feature of the loop, this technique doesn’t suffer from 
noise folding problem. However, the use of a RRL creates a notch at the chopping 
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frequency. This notch could be inside the signal band when the chopping frequency is low 
(a few kHz) to ensure high input impedance and low input bias current. In order to solve 
this problem, a chopped current-feedback amplifier with a low frequency path and high 
frequency path is proposed in [49] to bury the notch while still maintaining high precision 
and power efficiency.  
Chopper-stabilized amplifier has residual offset mainly due to the non-idealities of 
the chopping modulators. For simple MOS switches, the non-idealities include clock 
feedthrough and charge injection. Any spikes due to the input modulator non-idealities will 
be amplified and demodulated back to dc by the output modulator, giving rise to a residual 
dc component. Since the magnitude of the chopping spikes is proportional to the chopping 
frequency, the residual offset can be minimized by set the chopping frequency rather low 
(typically in the order of a few tens of kHz). In addition, charge injections can be reduced 
by employing complementary switches or MOS switches with half-sized dummy 
transistors in the modulator [43].   
Instrumentation amplifiers based on chopper-stabilization technique have been 
reported in [45]-[63]. Current feedback instrumentation amplifiers (CFIAs) [45], [48]-[52] 
feature high input impedance. However, the mismatch between their input and feedback 
transconductances limits the gain accuracy. Moreover, CFIAs can achieve rail sensing by 
employing either an NMOS or PMOS-based input differential pairs. However, it is quite 
challenging to achieve rail-to-rail input as well as high gain accuracy, as the mismatch 
between the input and feedback transconductors is usually a function of the input common-
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mode voltage [48]. Besides, the power efficiency of CFIAs is also limited by the need for 
the two input and feedback transconductances.  
Capacitively-coupled chopper instrumentation amplifiers (CCIAs) have been 
reported in [53]-[63]. The configuration of CCIA in [53] is shown Fig. 2.8. The chopping 
frequency is higher than the flicker noise corner to ensure low-noise operation. Capacitive 
feedback is used instead of resistive feedback to avoid extra power dissipation and adding 
additional noise. Besides, a resistive feedback network may degrade the closed-loop gain 
by loading the output stage. Increasing the resistance of the feedback network leads to 
larger chip area and worse noise performance. The mid-band gain is defined by Cin/Cfb. 
Compared with CFIAs, CCIAs have several advantages. Firstly, CCIAs have a rail-to-rail 
DC common-mode input range if the input modulator employs complementary switches. 
Secondly, because the noise of CCIAs is dominated by the OTA, CCIAs are more power 







Fig. 2.8. Configuration of the CCIA in [53].  
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be achieved in deep submicron technology, CCIAs offers high gain accuracy. CCIAs 
proposed in [53], [54] feature large input impedance by placing the input chopper to the 
virtual ground, which is inside the feedback loop. However, CMRR is reduced, because 
the CMRR is limited by components mismatch [64]. More importantly, since the 
amplifier’s virtual ground is a high-impedance node, the chopper current noise is converted 
into significant amounts of excess voltage noise, which dominates the amplifier’s noise 
performance at low frequencies [65].  
In order to solve this problem, the input chopper is placed before the input capacitor 
[55]-[63]. The configuration is illustrated in Fig. 2.9. The input signal is up-modulated to 
the chopping frequency before applying it to the input capacitors and so attenuate 1/f noise 
and increase CMRR. In the reported architecture [55], fast modulation is performed by 
steering currents within the transconductance stage prior to integration, which allows a 













Fig. 2.9. Configuration of the CCIA in [55]. 
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The first feedback loop, which is composed of chopper CH1&CH2, Cin, and Cfb, sets the 
mid-band gain of the amplifier. The second feedback loop, which is composed of 
CH1&CH3, Cin, and Chp, defines the high-pass cutoff characterization to reject DC offsets 
generated at the tissue-electrode interface. DC offsets are up-modulated to chopping 
frequency and amplified by the OTA, and then are demodulated back to DC at the output. 
The output DC signals are amplified by the integrator in the high-pass loop, and are up-
modulated to chopping frequency and fed to the CCIA’s virtual ground. In order to generate 
a low-frequency high-pass cutoff, the integrator needs to have a very large time constant 
[55]. The CCIA reported in [60] uses a two-stage fully-differential complementary-input 
current-reuse amplifier to achieve sufficient open-loop gain. However, the second stage 
needs to consume considerable power to ensure the stability. The CCIA [60] achieves the 
input-referred noise of 6.52 μVrms with a corresponding NEF of 2.64 over 1 to 250 Hz, 
while consuming 28 nA current from a 0.6 V supply. The multi-chopper CCIA [61] 
achieves excellent noise-power efficiency by using multiple-input/multiple-output current 
reuse technique [66]. However, as the number of channels increases, the stacked 
configuration requires more voltage headroom. Besides, the proximity and the 
interconnection between the channels, which is an intrinsic feature of the configuration, 
increases the risk of channel crosstalk [66]. The CCIA [61] achieves the input-referred 
noise of 1.54 μVrms with a corresponding NEF of 1.38 over 1 to 500 Hz, while consuming 
266 nA current from a 1 V supply. The CCIA [62] employs duty-cycled resistors [67] to 
achieve high-linearity. It exhibits the input-referred noise of 7 μVrms with a corresponding 
NEF of 4.9 over 200 Hz to 5 kHz, while consuming 2 µW from a 1.2 V supply. 
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The drawback of the CCIA [55] is that its input impedance is defined by a switched-
capacitor (SC) resistance formed by input chopper and input capacitor, which is limited to 
a few MΩ at typical chopping frequencies. The input impedance of a few MΩ is not 
sufficient for some of bio-potential recordings. For example, EEG recordings with dry 
electrodes usually require the BPAs having an input impedance higher than 100 MΩ.  
In order to boost the impedance, a positive feedback loop has been reported in [56]. 
The configuration of the CCIA with the positive feedback loop is shown in Fig. 2.10. This 
loop comprises a chopper and feedback capacitor Cpf, which provides positive feedback to 
the CCIA’s input. In ideal case, the positive feedback loop generates current that is equal 
to the current that flows through the input capacitor to achieve infinite input impedance. 











Fig. 2.10. Configuration of the CCIA with positive feedback loop in [56]. 
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variation and the parasitic capacitance associated with the bottom plate of the input 




Chapter 3  
An Ultralow-Power Low-Noise CMOS 
Biopotential Amplifier for Neural Recording 
3.1 Introduction 
            Rapid advances in implantable integrated neural recording systems have allowed 
neuroscientists and clinicians to treat neurological disorders, such as epilepsy, Parkinson’s 
disease, and spinal cord injuries. Large multi-channel recording systems (e.g. [12]) are 
capable of observing many neurons simultaneously.  However, because thermal dissipation 
and wireless power delivery limitations constrain the total allowable power dissipation, 
large arrays must limit the power consumption of each channel. The small amplitude of 
extracellular action potentials requires input-referred amplifier noise of no more than 5-10 
μVrms to avoid degraded signal quality [25]. Because amplifier power is inversely related 
to the squared input-referred noise voltage , the simultaneous constraints on noise and 
power impose a challenging design tradeoff. 
            As discussed in chapter 2, the capacitive feedback approach proposed in [27] that 
uses capacitors to set the gain and to achieve DC offset rejection has become the most 
popular topology to build bio-potential amplifiers. Noise-power efficiency has been further 
improved by employing current scaling [28] and current splitting [29] techniques in folded-
cascode operational transconductance amplifiers (OTA). However, the severe current 
scaling scheme between the input differential pairs and the folded branches requires that 
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current errors caused by mirroring be well-controlled. Additionally, the voltage head-room 
required by the large source degeneration increases the minimum supply voltage. 
          An open-loop single-ended CRCI amplifier [30] demonstrated very high power 
efficiency but suffered from poor linearity and supply rejection. Because of the poor PSRR, 
low-noise voltage regulation circuitry may be required, which consumes additional power 
and potentially increases the design complexity. Recently, a closed-loop fully-differential 
CRCI amplifier was presented in [31], in which the PSRR was greatly improved. However, 
at a given power budget, the input-referred thermal noise power was twice that of the 
single-ended amplifier [30] because the output noise was doubled by the differential 
branches, which significantly degraded the noise-power efficiency.  
             This chapter presents a two-stage amplifier configuration combined with CRCI 
technique and sharing architecture, which achieves a very good power-noise tradeoff and 
adequate PSRR. The AC-coupled input rejects large DC offsets generated at the electrode-
tissue interface.  
3.2 Neural Amplifier Design 
3.2.1 Overall System Design 
Fig. 3.1 shows the configuration of the proposed bio-potential amplifier. The first-
stage amplifier is a single-ended CRCI amplifier [30] with capacitive feedback, which 
achieves a very high power-noise efficiency but poor PSRR. In order to improve the PSRR, 
I employ a reference amplifier (shared by N channels) which is identical to the first stage. 
The second stage is a fully differential OTA with capacitive feedback. The supply noise, 
which is equally coupled to the outputs of the first stage and the reference, is suppressed 
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as a common-mode signal by the second stage. The sharing architecture of the reference 
amplifier results in a significant reduction of power dissipation. By using this approach, 
the whole amplifier achieves good PSRR while keeping superior noise-power efficiency. 
Assuming the first stage and the reference amplifier are perfectly matched, the ideal 
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where Av1 is signal gain of the first stage,  As1 is the supply-noise gain of the first stage, Av2 
is the differential-mode gain of the second stage, Acm2 is the common-mode gain of the 
second stage, PSRR1 is the power supply rejection ratio of the first stage, and CMRR2 is the 

























Fig. 3.1. Configuration of the proposed biopotential amplifier. 
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             Taking the mismatch between the first stage and the reference amplifier into 
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where ΔAs represents the supply-noise gain mismatch between the first stage and the 
reference. If the supply-noise gain mismatch (ΔAs) is sufficiently small, (2) can be reduced 
to (1). 











   (3) 
where ΔAv1 represents the signal gain mismatch between the first stage and the reference. 
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where I1, IREF, I2 represent the current consumption of the first stage, reference amplifier, 
and the second stage, respectively, while N is the number of the channels. Since the first 
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If the number of channels N is large, the power consumed by the reference amplifier for 
each channel can be neglected.  
           The input-referred noise power of each amplifier can be calculated as 
2









       (6) 
where , ,  represents the input-referred noise power of the first stage, the 
reference amplifier, and the second stage, respectively, while Av1 is the gain of the first 
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stage. Since the first stage and the reference amplifier are identical (  = ), and the 
gain of the first stage Av1 is set to be sufficiently large, (6) can be simplified as 
2 2
12ni niv v       (7) 
             Typical extracellular action potentials have frequency content ranging from 100 
Hz to 7 kHz [36]. In order to accurately capture spiking activity, this amplifier was 
designed to have bandwidth extending up to 10 kHz. 
3.2.2 First-Stage Design 
            The schematic of the first-stage amplifier is shown in Fig. 3.2. In order to reject the 
large dc offsets generated at the electrode-tissue interface, MOS-bipolar pseudo-resistors 
[27] with high resistances and on-chip capacitors are employed. The incremental resistance 
























Fig. 3.2. Schematic of the first-stage amplifier. 
 
35
(|ΔV| <0.2 V). The open-loop single-ended CRCI amplifier [30] can give superior noise 
performance for a given power budget at the expense of reduced linearity and imprecise 
gain control. According to (2) and (3), the gain mismatch between the first stage and the 
reference amplifier needs to be minimized to achieve good PSRR and CMRR. In order to 
obtain precise gain control and improve linearity, capacitive feedback [27] is used in the 










     (8) 
In order to achieve sufficient matching for the required PSRR and CMRR, the capacitors 
(C1 and Cf1) are large and carefully laid out, occupying 45% of the chip area in this design. 
         By driving the gates of both PMOS and NMOS input transistors, the CRCI 
technique fully reuses the current and doubles the effective transconductance, which leads 
to a significant reduction in input-referred noise. Several other strategies are utilized to 
minimize the input-referred noise. Firstly, since the flicker noise is inversely proportional 
to gate area, the transistors MN1 and MP1 are sized large enough to reduce the flicker noise 
to an acceptable level. Secondly, in order to maximize gm/ID, the W/L ratios of MN1 and 
MP1 are chosen for weak inversion operation. Lastly, the RC network formed by the 
pseudo-resistor element and the ac-coupling capacitor at the gate of MP1 presents a low-
pass feature to filter out most of the noise from the current reference MP2 and the pseudo-
resistor PR1.  
         Assuming thermal noise contribution is dominant and according to the design 
guidelines presented in [68], analysis of this circuit reveals the input-referred noise power 
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of the first-stage amplifier can be expressed as 
2
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where gmn1, gmp1,2 are the transconductances of the transistors MN1, MP1, and MP2, 
respectively, ron1 and rop1 are the output resistances of the transistors MN1 and MP1, 
respectively, RPR represents the equivalent resistance of the pseudo-resistors, and κ is the 
reciprocal of the sub-threshold slope factor np. The last two items in (9) represent the noise 
contribution from pseudo-resistors and the current reference MP2. In order to minimize the 
noise contribution from pseudo-resistors and the current reference MP2, long-channel 
(L=10 μm) pseudo-resistors are used to increase their equivalent resistance. Assuming 
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By observing (6), (8), and (10), in the design, the ratio of C1/Cf1 needs to be large enough 
to minimize the input-referred noise of the first stage and the noise contribution from the 
second stage.  
3.2.3 Second-Stage Design 
            The schematic of the second-stage fully-differential amplifier is shown in Fig. 3.3. 
The topology of the amplifier is similar to that in [27]. The circuit employs capacitive 
feedback other than resistive feedback to achieve low-noise operation. The mid-band gain 
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Av2 is set by the ratio of C2/Cf2. The MOS-bipolar pseudoresistors combined with the 
feedback capacitors Cf2 creates a low-frequency high-pass cutoff. 
           The schematic of the OTA is shown in Fig. 3.4. The noise contribution from the 
second stage is ⁄ , where  represents the input-referred noise power of the 
second stage, and Av1 represents the gain of the first stage. Since the noise contribution of 
the second stage is reduced by a factor of Av1, noise performance of the second stage can 
be sacrificed for ultra-low power operation. In order to reduce the flicker noise and achieve 
better matching, the transistors are large. The input-referred thermal noise power of the 
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where κ is the reciprocal of the sub-threshold slope factor np, and γ is the excess noise 













Fig. 3.3. Schematic of the second-stage amplifier.  
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transistors MP1 and MP2 are biased in weak inversion to maximize gm/ID, while MN1-
MN4, MP5, and MP6 are biased in strong inversion regime to minimize gm/ID.  
             In the fully-differential amplifier, conventional resistor-averaged CMFB circuitry 
[69] is usually used, where two large resistors are employed to sense and average the output 
common-mode voltages. The value of the resistors needs to be much larger than the output 
resistances rop6||ron4, where rop6 and ron4 are the output resistances of the transistors MP6 
and MN4, respectively. Otherwise, the open-loop gain of the OTA would be significantly 
degraded. As the tail current I0 decreases, the output resistances of the transistors MP6 and 
MN4 increases. Thus, larger CMFB-averaging resistors are required. In the design, the tail 
current I0=190 nA, and a total value of 100 MΩ of the CMFB-averaging resistors is needed. 
This large resistance is normally implemented by connecting several smaller resistors in 
series and occupies a large chip area of 75000 μm2 even if the high-resistive poly-silicon 




















Fig. 3.4. Schematic of the OTA used in the second-stage amplifier. 
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capacitances introduced by the large resistors are too big (>5 pF), which will greatly 
degrade the phase margin of the CMFB loop and make frequency compensation difficult. 
In order to solve these problems, I propose a buffer-resistor averaged CMFB circuitry, 
which is shown in Fig. 3.4. The input resistance of the buffer is large enough to ensure that 
the open-loop gain of the OTA will not degrade. The dimension of the differential-pair 
transistors are chosen to be small (5μm/0.8μm) so that the input capacitance of the buffer 
will not affect the stability of the CMFB loop. By using the buffers to sense the output 
common-mode voltage, the value of the averaging resistors can be greatly reduced. In this 
design, the total value of the averaging-resistors is only 240 KΩ. In the layout 
implementation, the total area of the buffers and the averaging-resistors is only 3000 μm2, 
which is 4% of that of the conventional resistor-averaged structure. The drawback of the 
buffer-resistor averaged CMFB is that the current consumption of the CMFB circuitry is 
increased because the buffers consume additional current. In this design, the total current 
consumption of the buffers is 100 nA. Considering the advantages it brings, this small 
current-consumption increase is worthwhile. 
3.2.4 Crosstalk, Nonlinearity, and NEF 
            Crosstalk is an issue in a multi-channel system. Firstly, there is crosstalk from the 
coupling between the signal output and the input of the non-corresponding second stage. 
These sources of coupling can be minimized through careful layout. Secondly, there is 
crosstalk due to supply coupling. Sufficient PSRR ensures adequate rejection of the noise 
coupled in the supply. 
         The incremental resistance of the pseudo-resistors is extremely high when the 
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voltage across it is small (|ΔV| < 0.2 V) [27]. However, the incremental resistance is 
dramatically reduced as |ΔV| increases, degrading the amplifier’s linearity. Although the 
input transistors and the active load transistors also contribute to nonlinearity, the analysis 
in [35] shows this contribution can be ignored if the amplifier has large loop gain. 
Therefore, the pseudo-resistors are the major cause of nonlinearity in the topology 
proposed in [27]. The proposed amplifier can be expected to exhibit more nonlinearity than 
single-stage amplifiers (e.g. [27]-[29]), because of the larger amplitude of the second-stage 
inputs signals, but the use of two series transistors in the pseudo-resistor provides sufficient 
linearity for the signal amplitudes expected in extracellular recording. For applications 
requiring greater linearity, the first-stage gain could be reduced, albeit with an increased 
noise contribution from the second stage. A feedback transconductor might be used in place 
of the pseudo-resistor [31] with a modest increase in noise. If a lower high-pass corner 
frequency is acceptable, additional series devices can also be added to the pseudo-resistor 
to increase the linear range. 
         Assuming thermal noise is dominant, and the noise of the second stage are 
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          To compare the power-noise tradeoff among amplifiers, the noise efficiency 












   (14) 
where k is boltzmann constant, UT is the thermal voltage, vni,rms is the total input-referred 
noise, BW is the -3 dB bandwidth of the amplifier, and Itot is the total current consumption. 
             Assuming the current consumed by the second stage is negligible (Itot ≈ 





     (15) 
where 1 / (2 )  is the theoretical limit of the NEF for a single-ended CRCI amplifier. By 
using this approach, the design can achieve a theoretical limit of NEF lower than that of a 
differential pair ( 2 / ) [28]. Assuming a typical value of κ=0.7, the NEF is equal to 1.24 
for a two-channel (N=2) amplifier, falling to 1.13 for N=8. As the number of channels N 
increases, NEF gets improved due to the reduction of current consumption. Excluding the 
current consumption of the second stage, the proposed reference-sharing architecture 
allows a current reduction of [(N-1)/2N]×100% compared to a non-sharing configuration 
(N=1). However, for large values of N, the complexity of a layout with good matching 
significantly increases, which may result in degradation of the PSRR and CMRR. In the 
proposed design, N=2 has been selected for a reasonable tradeoff among the critical 
parameters, including power, NEF, PSRR. 
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3.3 Experiment Results 
3.3.1 Bench Measurement Results 
            A two-channel amplifier (N=2) was fabricated in a 90-nm CMOS process. A die 
photo is shown in Fig. 3.5. The total occupied silicon area is 0.274 mm2, which results in 
a silicon area of 0.137 mm2 for each channel. Each channel draws a current of 2.85 μA 
from a 1 V supply. It can be broken down as follows: 1.48 μA for the first stage, (1.48μA)/2 
for the reference (shared by two), and 0.63 μA for the second stage. 
          The measured transfer function of the amplifier is shown in Fig. 3.6. The mid-band 
gain of the amplifier is 58.7 dB (34.1 dB for the first stage, 24.6 dB for the second stage). 
The -3-dB bandwidth is from 490 mHz to 10.5 kHz.  













Fig. 3.5. Die photograph of the two-channel biopotential amplifier. 
 
43
referred noise spectrum is obtained by dividing the output noise spectrum by the mid-band 
gain of the amplifier. The total input-referred RMS noise is 3.04 μVrms integrated from 100 
mHz to 100 kHz.  
           By using (14) and including noise and power contributions from the second stage 
and the reference amplifier, the calculated NEF is 1.93. NEF can be further improved when 
the reference amplifier is shared by more channels. Because the conventional NEF does 
not consider the supply voltage, a modified metric NEF2∙ VDD proposed in [71] is also 
calculated.  NEF2∙ VDD of this design is 3.72. 
           Fig. 3.8 shows the measured PSRR of the amplifier, which is better than 50 dB in 
the pass-band. The amplifier is compared with a few other state-of-art neural amplifiers in 
Table II. The proposed amplifier exhibits better NEF than all other amplifiers except [30]. 
















































































        Typically, low-noise regulators [72], [73] have an output RMS noise around 20 
μVrms integrated from 10 Hz to 100 kHz. The output noise of the regulator should satisfy 
the condition 
, ,no reg ni ampv v PSRR      (16) 
vno,reg is the output RMS noise of the regulator, vni,amp is the input-referred RMS noise of 
the amplifier, PSRR is the power supply rejection ratio of the amplifier. Assuming the 
regulator noise referred to the amplifier input should be at least ten times smaller than the 
amplifier’s own input-referred noise, an amplifier should have a PSRR better than 35 dB 
for typical values of vno,reg = 20 μVrms and vni,amp= 3.5 μVrms. The PSRR (5.5 dB) of a 
simple single-ended amplifier [30] is not sufficient for most applications, while the 
improvements described in this paper yield adequate PSRR for typical application 
scenarios. 












Supply voltage (V) 2.8 2.8 1 1 1.8 1 
Total current (μA) 2.7 .872 .805 12.1 6.1 2.85 
Power (μW) 40.85 39.4 36.1 40 48/60 58.7 
Gain (dB) 45-5.32k .36-1.3k .3-4.7k .05-10.5k 1-9k .49-10.5k 
BW (Hz) 3.06 3.07 3.6 2.2 5 3.04 
Vni,rms (μVrms) 2.67 3.09 1.8 2.9 4.6 1.93 
NEF 20 26.7 3.24 8.4 38.1 3.72 
NEF2Vdd < 1% <1% 7.1% 1% 1.2% 1.6% 
THD  
(1 mVpp@1kHz) 
75 >80 5.5  80 55 > 50 
PSRR (dB) 66 >66 / 80 48 > 45* 
Area (mm2) .16 .13 .046 .072 0.065 .137 
Process (μm) .5 .6 .5 .13 .18 .09 
*CMRR in Monte-Carlo simulation (100 runs). 
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3.3.2 Biological Measurement Results 
            The neural amplifier’s performance was verified by using it to record action 
potentials from sensory neurons in the leg of the Orange-headed cockroach Eublaberus 
posticus. A long-duration recoding were made from the amplifier. Fig. 3.9 (a) shows the 
long-duration trace which is scaled by the amplifier gain. Fig. 3.9 (b) shows two classes of 
spikes recorded through the proposed amplifier, which are sorted using automated spike-






































Fig. 3.9. Biological recordings from sensory neurons in the leg of the Orange-headed 
cockroach Eublaberus posticus. (a) Long-duration trace. (b) Two classes of spikes sorted 




Chapter 4  
A Configurable Analog Front-End for Biosignal 
Acquisition 
4.1 Introduction 
Biopotential signals (EEG, ECG, EMG, AP, etc.) provide vital information about 
the patients which allow clinicians to diagnose and treat diseases like muscle paralysis, 
cardiovascular diseases, brain injuries, epilepsy, etc. Biopotential signals have different 
frequency and amplitude characteristics. For example, EEG signals have amplitudes from 
1 to 100 μV with much of the energy in the sub-Hz to 100 Hz band. AP signals have 
amplitudes up to 500 μV with much of the energy in the 100 Hz to 7 kHz band. In order to 
improve the quality of healthcare, it is desirable to have a biosignal acquisition system 
suitable for a variety of biopotential signals. In such a system, a configurable low-noise 
AFE is required. Besides, in wearable/implantable systems, low-power operation is 
essential to extend battery life and avoid thermal damage to surrounding tissues. 
Several recent efforts have advanced the state-of-the-art of low-power low-noise 
biopotential amplifiers [51], [55], [59], [71], [75]. Amplifiers in [55], [59] achieved good 
low-frequency noise (<1 μVrms) by using capacitively coupled chopper topology, but 
focused only on NFP/EEG (sub-Hz to 100 Hz) acquisition. Dual-band AFEs in [51], [71], 
[75] were designed for local field potentials (LFPs, <200 Hz) and AP acquisition. However, 
the designs in [71], [75] exhibited inferior low-frequency noise (4.3 μVrms and 14 μVrms, 
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respectively). The design reported in [51] employed a DC-coupled source-degenerated 
topology to achieve high input impedance, while sacrificing power efficiency which 
resulted in an inferior NEF of 7.6. 
         This chapter presents a power-efficient AFE with configurable bandwidth and gain. 
The AFE employs a chopper-stabilized current-reuse complementary input (CRCI) 
telescopic-cascode amplifier to achieve high noise-power efficiency and suppress the low-
frequency noise. A tunable input impedance-boosting loop (IBL) compensates for process 
variation and parasitic capacitance, and maximizes the input impedance-boosting factor. 
The AFE’s performance is demonstrated with biological measurements. 
4.2 Analog Front-End Design 
4.2.1 Top-Level Design 
            Fig. 4.1 shows the configuration of the configurable analog front-end. The bio-
potentials detected by the electrode are amplified by the front-end and digitized by the 
following analog-digital-converter (ADC). The AFE comprises a first-stage chopper-
stabilized low-noise amplifier (LNA), a second-stage variable-gain amplifier (VGA), a 
tunable high-linearity 2nd-order low-pass filter (LPF), and two single-ended third-stage 
amplifiers. The gain of the AFE ranges from 46 to 72 dB. The first-stage LNA is chopper-
stabilized to minimize the low frequency noise such as 1/f noise and popcorn noise. Fully 
differential topology is employed to improve CMRR and PSRR. The gain of the first stage 
is set to be 40 dB. The second-stage VGA provides gain from 0 to 26 dB. The adjustable 
gain of the VGA  ensures the output of the second-stage keeps half rail-to-rail. The LPF is 
used to tune the low-pass cut-off. More importantly, LPF is required to filter out the up-
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modulated low-frequency noise as well as the offset. Two single-ended third-stage 
amplifier with a fixed gain of 6 dB is added to achieve large output swing, which can relax 
the resolution requirement of the ADC, and thus reduces the power consumption of the 
ADC as well as decreasing ADC design complexity.  
          There is a trade-off of placing the LPF in the front-end. The LPF is not placed after 
the third-stage, because high-linearity LPF with rail-to-rail input would increase the design 
complexity that would result in more power consumption, worse noise performance and 
larger chip area. By putting LPF before third-stage, the dynamic range requirement of the 
LPF is relaxed, and thus simplifies the filter design. By putting LPF after second-stage, the 
noise contribution from the LPF would be significantly attenuated, and thus reduces the 
power consumption. 
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3rd stage  
Fig. 4.1 Configuration of the proposed AFE. 
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where 2 ,1ni stv , 
2
,2 ndniv , 
2
,LPFniv  and 
2
,3rdniv  represents the input-referred noise power of the 
first stage, the second stage, the LPF and the third-stage, respectively, while ,1v stA , ,2 ndvA  
represents the mid-band gain of the first stage and second stage, respectively. In the design, 
the mid-band gain of the first-stage ,1v stA  is large enough, so the noise contribution from 
the following blocks can be ignored. (17) can be simplified as 
2 2
,1stni niv v      (18) 
4.2.2 First-Stage LNA Design 
4.2.2.1 Top-Level Design 
            Fig. 4.2 shows the configuration of the chopper-stabilized first-stage amplifier. This 
capacitively-coupled chopper stabilization topology is composed of a chopper stabilized 
amplifier (OTA Gm, CH1, and CH2), a DC feedback (RP1 and CH3) biasing the OTA input, 
a capacitive feedback network (Cin1, Cfb1, and CH3), and a DC servo loop (an integrator, 
PMOS-buffer, Chp, and CH4), and an input impedance boost loop (Cib and CH5). Fully 
differential architecture is employed to provide high common-mode rejection ratio 
(CMRR) and power-supply rejection ratio (PSRR).  
             The mid-band gain of the amplifier is set by capacitor ratio Cin1/Cfb1, which 
provides excellent noise and linearity properties. Note that the polarities of these feedback 
loops are always constant. When the polarity around the amplifier shifts, the internal 
chopper modulation within the OTA also changes to maintain loop stability. With CH1 
employing complementary switches, a rail-to-rail input common mode range is achieved 
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due to the input capacitor (Cin1). The amplifier noise is dominated by that of the OTA, 
which is more power efficient than CFIAs. The capacitively-coupled chopper stabilized 
topology modulates the input signal before applying it to the input capacitors and so 
attenuate flick noise and increase CMRR.  
           The input impedance is defined by a switched-capacitor (SC) resistance formed by 
input chopper and input capacitor, which can be expressed as 1/(2fcCin1), where fc is the 
chopping frequency. In this design, the gain of the first stage is set to be 100 with choosing 
Cin1=4 pF, Cfb1=40 fF. The chopping frequency fc is chosen to be 25 kHz. Without input 
impedance boost loop, the simulated input impedance is 4.3 MΩ. A capacitive input 
impedance boosting loop (IBL) [56] exploits partial positive feedback to increase the input 













































Fig. 4.2 Configuration of the first-stage chopper-stabilized LNA. 
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variation and capacitance associated with Cin1’s bottom plate and achieve maximum 
impedance boosting factor, tunable capacitors (Cib) are used in the design. The DC servo 
loop defines the high-pass cutoff characteristics of the amplifier to reject large DC 
electrode offsets. PMOS source-followers act as buffers for the integrator to drive the 
switched-capacitor load. The triple-well NMOS transistors (RP1) are normally biased in 
subthreshold region to set DC bias, and they can also act as reset switches.  
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     (19) 
4.2.2.2 First-Stage OTA Design 
            Folded-cascode topology are widely used to build the OTAs in instrumentation 
amplifiers [53], [55], [56], [59], because it achieves high gain in single stage, and features 
wide output swing as well as good power efficiency. Compared with the folded-cascode 
topology, the telescopic-cascode topology has less current branches and noise contributors 
while keeps high gain feature, and so is more power-efficient. Although telescopic-cascode 
amplifier has less common-mode input range and output swing, the small signal levels of 
neural signals relax those requirements. A single-ended amplifier based on current-reuse 
complementary-input (CRCI) technique was firstly reported in [30], which has a poor 
PSRR of 5.5 dB. By driving the gates of both PMOS and NMOS input transistors, the 
CRCI approach fully reuses the current and thus doubles the effective transconductance, 
which leads to a significant reduction in input-referred noise. To improve the PSRR, a 
fully-differential Miller two-stage amplifier based on CRCI was presented in [31]. 
 
54
Although the power consumption of the second-stage can be minimized to achieve low 
power, large capacitors are needed to maintain loop stability. Moreover, due to the use of 
the large capacitor, the limited bandwidth put constraints on the chopping frequency. 
            In the design, a CRCI telescopic-cascode OTA is employed. Fig. 4.3 shows the 
schematic of the proposed current-reuse complementary-input (CRCI) telescopic-cascode 
OTA. Instead of providing separate bias for the gate of the complementary-input transistors 
[31], the gates of the complementary-input pairs are tied together (MP1-MN1, and MP2-
MN2), respectively, which saves one bias reference and simplifies the design. In the design, 
Cascode PMOS (MP3 and MP4) and NMOS (MN3 and MN4) pairs are utilized to increase 
the open-loop gain. A diode-connected transistor (MP8) and current source (MP7) are 






















at the low impedance node in between the drains of input transistors and the sources of the 
cascode transistors, which allows chopping the amplifier at higher frequencies. Voltage-
buffer CM-sense circuitry is used to avoid the loading effect from R1 and R2. Capacitors 
C1 and C2 are added in parallel with each sense resistor to compensate the CMFB loop by 
introducing a left-half-zero. Thick-oxide MOS transistors are used at the complementary-
input to reduce gate leakage currents that could result in significant DC-offsets, and to offer 
higher intrinsic gain. The complementary-input transistors are biased in sub-threshold 
region to improve the noise-power efficiency [27]. 
            For the CRCI telescopic-cascode OTA, the primary noise sources are the 
complementary-input pairs (MP1,2 and MN1,2). It should be mentioned the 1/f noise of the 
cascode transistors (MP3,4 and MN3,4) is not up-modulated, since the switches are placed 
at the sources of cascode transistors (low impedance node) instead of the output node (high 
impedance node). Thus, although the noise contribution of cascode transistors is 
significantly attenuated, the relatively large gate area is required to minimize their 1/f noise. 
            The input-referred thermal noise of the CRCI telescopic-cascode OTA can be 
approximated as 
  2 ,
1 1
4







   (20) 
where gmp1 and gmn1 represent the transconductance of input PMOS (MP1,2) and NMOS 
(MN1,2), respectively. 










     (21) 
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             The input-referred thermal noise of a basic differential-pair operational amplifier 










      (22) 
             Comparing the equations (21) and (22), the amplifier transconductance is doubled 
by the CRCI strategy at the same bias current. 
4.2.2.3 DC Servo Loop 
            The DC servo loop proposed in [55] defines the high-pass cutoff characteristics of 
the amplifier to reject large DC electrode offset. The DC signal at the output of the chopper 
amplifier is amplified by the integrator, and up-modulated to chopping frequency by CH4. 
Then, this up-modulated signal is fed back to the input of the chopper amplifier through 
capacitor Chp to cancel out the up-modulated DC electrode offset by negative feedback. 
The combination of CH4 and Chp can be seen as an equivalent impedance of 1/(2fcChp) that 
loads the integrator’s output, which may lead to a large drop of the integrator’s DC gain. 
Two PMOS source-follower buffers are employed to isolate the integrator’s output and the 
switch capacitor load, instead of using a fully-differential opamp buffer. PMOS source-
follower exhibits the properties of better noise performance, less power consumption, and 
smaller area. The more important reason is the source-follower introduces less parasitic 
poles, which would not degrade the loop stability. 
            Several design constraints must be considered in the integrator design. The first 
constraint is a large time-constant integrator is needed to generate a sub-Hz high-pass 
cutoff. Switched-capacitor integrator was employed in [55] to achieve higher accuracy and 
tunability. However, this sampled-data filter is subject to aliasing and kT/C noise. 
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Moreover, the capacitor used in the SC-integrator was as high as 100 pF to generate a 2.5 
Hz cut-off corner. Pseudo-resistors feature extremely high incremental resistance (>1011 
Ω) with small voltages (< 0.2 V) across them, which are good candidate for building large 
time-constant continuous-time integrator. Fig. 4.4 shows the configuration of the pseudo-
resistor based integrator. In the design, pseudo-resistors are used to generate a sub-Hz high-
pass cutoff instead of the SC resistors, which significantly saves the chip area. The high-










       (23) 
where Rint is the equivalent resistance of the pseudo-resistors.  
            The second constraint is the trade-off between the available headroom and the noise 
contribution from the integrator. The available headroom with a fully differential feedback 

























Fig. 4.4 Schematic of pseudo-resistor based large-time constant integrator. 
 
58
where Voffset is the maximum expected electrode offset and Voutmax represents the maximum 
differential output swing of the integrator. For wet electrodes, a maximum offset of ±50 
mV can be expected [55], [76].  









       (25) 
where vint,RTI is the input-referred noise contribution from the integrator, and vint is the input-
referred noise of the integrator. From equations (24) and (25), the noise contribution from 
the integrator can be reduced by decreasing Chp. However, it would increase the output 
swing requirement of the integrator.  







       (26) 
where Aint is the DC gain of the  integrator. Current-mirror OTA could achieve wide output 
swing. However, it has four current branches and more noise contributors, and thus not 
noise-power efficient. Moreover, regular current-mirror OTA doesn’t have high DC gain. 
The DC gain can be boosted by using cascoded output [27], which is at the expense of 
reduced output swing. In the design, a modified folded-cascode OTA is employed to 
achieve high DC gain while keeps desired output swing. Scaled-current technique [28] with 
a current scale of 3:1 is utilized to improve the power-efficient. The schematic of the OTA 
is shown in Fig. 4.5. The input transistors, as well as the PMOS, NMOS load transistors 
are sized relatively large to reduce their flicker noise. Since NMOS transistor has an order 
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magnitude higher flicker noise than PMOS [77], a source degeneration resistor of 300 kΩ 
is added to further reduce the flicker noise from the NMOS. The modified folded-cascode 
OTA in the design achieves a maximum differential output swing of 1.8 V (75% supply 
voltage). Chp is chosen to be 235 fF to obtain a headroom of ±50 mV. 
4.2.2.4 Input Impedance Boost Loop 
            Without the input impedance boost loop (IBL), the CCIA has limited input 
impedance defined by switched-capacitor equivalent impedance. The input impedance 
without IBL can be express as 1/(2fcCin1). In the design, the simulated input impedance 
without IBL is around 4.3 MΩ, which could degrade the CMRR when there is mismatch 
between electrode source impedances [78]. To boost the input impedance, an impedance 
boost loop with positive feedback is employed [56]. This loop is composed of a chopper 
(CH5) and an adjustable capacitor bank (Cib). The output voltage is up-modulated by the 














Fig. 4.5 Schematic of the OTA used in the large-time constant integrator. 
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into th0e signal source. This current compensated for the current drawn from the signal 
source by the switched capacitor resistor, thus increasing the input impedance. In the ideal 
situation, this IBL generates feedback current exactly equal to the current draw from the 
signal source by the SC-resistor. Therefore, there is no input current drawn from the signal 
source, and the input impedance is infinite. In [56], to achieve infinite input impedance, 










      (27) 
             In the design, the closed-loop gain of the first-stage is set to be 100. With Cfb=41 
fF, the ideal value of Cib should be 41.52 fF to achieve infinite input impedance. However, 
in practice, the parasitic capacitances also need to be taken into consideration. The parasitic 
capacitance between the bottom plate of Cin1 and ground forms a switched capacitor 
resistance with the input chopper, which would draw current from the input signals source. 
In a standard CMOS process, this parasitic capacitance can range from 10% to 40% of Cin1, 
thus needs to be compensated by Cib. There is a threshold condition for the value of Cib to 
maintain loop stability. If Cib is made too large which leads to positive feedback of the 
whole loop, the input impedance is translated into negative impedance and the loop is 










      (28) 
where Cp is the parasitic capacitance between the bottom plate of Cin1 and ground.  
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           The variation of the parasitic capacitance of Cp and the wiring parasitic capacitance 
can not only reduce the effective input impedance boosting factor, but also may lead to 
potential instability. Therefore, Cib is implemented as a binary capacitor array, as shown in 
Fig. 4.6, which allows to trim the amount of positive feedback to compensate the process 
variation and parasitic capacitance. The unit capacitance provided by the process is 1.86 
fF, which is constructed from fingers of metal wires and vias. 
4.2.3 Second-Stage VGA Design 
            Fig. 4.7 (a) shows the configuration of the second-stage variable gain amplifier 
(VGA). The second-stage is AC-coupled. Pseudo-resistors are employed to obtain a sub-
Hz low-frequency high-pass corner. The pseudo-resistors also act like a reset switch. The 
closed-loop gain can be adjusted from 0~26 dB by using binary capacitor arrays. Fig. 4.7 
(b) shows the schematic of the OTA for the VGA. Scaled-current technique [28] is 
employed to lower the current consumption from the load branches. The input branches 













































Fig. 4.7 (a) Configuration of the second-stage VGA. (b) Schematic of the folded-cascode 
OTA of the VGA. 
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            Although the first-stage has mid-band gain of 40 dB, the low-frequency noise of 
the second-stage still needs to be minimized. The input as well as PMOS and NMOS load 
transistors are sized relatively large to reduce the flicker noise. Besides, source 
degeneration technique is utilized to further minimize the low-frequency noise from 
NMOS loads. 
4.2.4 2nd-Order LPF Design 
            I would like to thank my previous colleague, Junjie Lu, for helping me with the 
design of a second-order Gm-C filter which is used to filter out the up-modulated low-
frequency noise and offset, and also to tune the cut-off corner. The filter incorporates linear 
tunable pseudo-differential transconductors, which are based on transistors biased in triode 
region. A common-mode feedback (CMFB) circuit is designed to maintain suppression of 
CM component across the entire range of output swing. Both the architecture and circuit 
design are optimized specifically for bio-signal acquisition application with wide tuning 
range, high dynamic range and low power consumption. 
4.2.4.1 Transconductor Cell Design 
            In a Gm-C filter, the transconductors are required to have good linearity with large 
differential signal input, and tunable transconductance. Common linearization techniques 
include source degeneration [79], bias offset [80] and source coupling [81]. The tunability 
can be achieved by tunable active resistor [82], or current division [83]. Apart from these 
techniques, transconductors based on transistors biased in triode region are good candidates 
as they show good linearity and wide tuning range with low circuit complexity. 
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where μ is the mobility, COX is the unit gate capacitance and VT is the threshold voltage.     











    (30) 
indicating that gm is independent of VGS, and tunable by VDS. 
            The simplified schematic of the transconductor is shown in Fig. 4.8. MP1/MP2 is 
the input transistor biased in triode region by the cascode transistor MP3/MP4. Vtune 
determines the VDS of input transistors therefore the gm of the transconductor. Transistor 
MN1/MN2 and its degeneration resistors RS1,2 acts as active load, whose current is 
controlled by the CMFB circuit. 
            The design of CMFB circuit in a linear transconductor is not trivial, as the CM path 





















Fig. 4.8 Simplified schematic of the transconductor cell. 
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CM component and interference. The commonly used CMFB circuit using differential 
pairs [84] is not adequate in this application because the large differential swing at the 
output can completely turn off one input transistor and cause non-linearity. The proposed 
CMFB circuit uses similar structure as the DM path and therefore offers comparable 
linearity. Triode transistors MP7/MP8 convert the output voltages to CM currents Icm. Icm 
is then mirrored by MN3/MN4 and compared to Icmref , which is a current generated from 
the CM reference voltage Vcmref by MP5/MP6. MP5-8 have the same aspect ratio the 
negative feedback loop stabilizes the CM output to Vcmref. Capacitor C1/C2 provides 
frequency compensation to ensure the stability of the loop.  
          In the frequency band of interest, the dominant noise source is the flicker noise in 
MOSFETs. Therefore, in order to eliminate this noise, the transistors are sized relatively 
large and source degeneration technique is employed. For the input devices, PMOSs are 
used because it shows much lower flicker noise than NMOSs in this process. Proper design 
ensures that the noise in the active load is dominated by the resistor RS, and the input 
referred noise power is given by 
2
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where , , gm,p and gds,p are the input referred noise power, transconductance (given by 
(30)) and drain conductance of the input device MP1/MP2, respectively, ,  is the input 
referred noise power of the cascode device MP3/MP4, k is the Bolzsmann constant and T 
is the temperature in Kelvin. Assuming that VDS is small enough that the channel is 
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where Kf is the flicker noise coefficient. It can be seen from equations (31) and (32) that 
there are direct trade-offs between noise and power/area: as we increase gm,p to reduce 
noise, power consumption increases and the capacitance in the filter also needs to increase 
to maintain the same corner frequency. Therefore, optimization was performed to meet the 
system dynamic range and SNR requirement, while keeping the power and area to their 
minimum. 
4.2.4.2 Overall Design 
            The proposed transconductor cell is used to implement a second-order low-pass 
filter. The filter design adopts the Biquad structure and its schematic is shown in Fig. 4.9. 
It can be shown that the filter has a transfer function of 
1 2
1 2



































Fig. 4.9 2nd-order low-pass filter structure. 
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gm1-4 = gm was chosen to facilitate matching. The filter’s cut-off frequency (fc) and quality 













       (35) 
            Note that Q is determined by the capacitor ratio therefore can be very accurate. To 
get a maximal flatness in the passband, Butterworth type is chosen and Q = 0.707. fc is 
tunable by tuning gm, while Q is unaffected by this tuning. C1 and C2 could be either C1H, 
C2H or C1L, C2L so that the cut-off frequency can be tuned from 1.2 to 7 kHz and from 70 
to 400 Hz by combining with tuning the transconductance. 
            As shown in Fig. 4.9, gm1 and gm4 share the same output nodes, so does gm2 and gm3. 
Therefore, each pair can share their cascode transistors, active loads and CMFB circuits, 
significantly reducing the area and power consumption of the filter system. Fig. 4.10 shows 















































4.2.5 Third-Stage Amplifier Design 
            Fig. 4.11 (a) shows the configuration of the third-stage amplifier. The third-stage is 
AC-coupled. Pseudo-resistors are employed to obtain a sub-Hz low-frequency high-pass 
corner. The pseudo-resistors also act like a reset switch. The closed-loop gain is fixed of 6 
dB by using capacitive feedback. Fig. 4.11 (b) shows the schematic of the OTA for the 
third-stage. Current-mirror OTA is employed to achieve wide output swing. The details are 
not critical to the operation of the design and will not be presented here. 
4.3 Bench Measurement Results 
            The AFE is fabricated in a 0.13 μm CMOS process. The die microphotograph is 
shown in Fig. 4.12. The active area is 400 μm × 1000 μm. The AFE draws 4.4-4.9 μA from 



















Table III Current Consumption of Each Block in AFE. 
 1st-stage LNA 2nd-stage VGA LPF 3rd-stage Amp Total 
























Fig. 4.14 Measured input-referred noise at the gain of 66 dB. 
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            Fig. 4.13 shows the measured transfer function of the AFE. The high-pass cutoff is 
around 0.7 Hz. The low-pass cutoff is tunable in the range of 70-400 Hz and 1.2-7 kHz. 
            The input-referred noise the proposed AFE is shown in Fig. 4.14. The thermal noise 
density is 34 nV/sqrt(Hz). The flicker noise corner is down to 25 Hz by using chopper 
technique. When the AFE is configured for AP recordings (0.7 Hz-7 kHz), the input-
referred noise is 2.93 μVrms integrated from 1 Hz to 50 kHz, corresponding to a NEF of 
3.0. When configured for EEG recordings (0.7-100 Hz), the input-referred noise is 
0.45 μVrms, corresponding to a NEF of 3.7. 
          The proposed AFE is compared with previous work in Table IV. To facilitate 
comparison, the noise efficiency factor (NEF) [70] and the power efficiency factor (PEF) 
[71] are adopted, which are widely utilized as the figure-of-merit to evaluate biopotential 
AFEs. Compared with other benchmarks, the proposed AFE exhibits the lowest noise in 












Supply (V) 1.8 1.8 0.5 1.2 3.3 1.2 
Power (μW) 1.8*  8.25*  5.05 35 73.9* 5.3-5.9 







4.3 (300 Hz) 
4.9 (10 kHz) 
14 (1-100 Hz) 
2.2 (280-10 kHz) 
0.9 (1-200 Hz) 
3.3 (200-10 kHz) 
0.45 (1-100 Hz) 
2.93 (1 Hz-7 kHz) 
NEF 4.6 5.1 6.0 4.5 (280-10 kHz)  7.6 3.7 (1-100 Hz)  
3.0 (1 Hz-7 kHz) 
PEF 
(NEF2·VDD) 
38* 47 * 18 24* (280-
10 kHz) 
190*  16.4 (1-100 Hz) 
10.8 (1 Hz-7 kHz) 
Bandwidth (Hz) 0.05-100 0.5-100  300, 10k sub-Hz to100,  
280-10k  
0.1-200, 200-10k fH <1, fL=70-400, 
1.2k-7k 
Zin (MΩ) 8 >500 1000||Cin — 100 (1-200 Hz) 




< 0.1% — >2% — < 0.1% <1% 
CMRR (dB) >100 — 75 — >110 >95 
Area (mm2) 1.7 — 0.013 0.26 0.15 0.4 
Process (μm)  0.8  0.18  0.065  0.13 0.35  0.13  
*The value is calculated based on the reported performance. 
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EEG band (1-100 Hz). It achieves the best NEF and PEF in EEG band compared with other 
benchmarks, which indicates the highest noise-power efficiency in EEG band. The linearity 
of the proposed AFE is worse than the AFEs in [55] and [51]. This is partly due to the lower 
supply voltage we use. 
4.4 Biological Measurement Results 
            To demonstrate the performance, the AFE is used to obtain the recordings of several 
biopotential signals.   
            Fig. 4.15 shows recorded human EMG signals during repeated arm extensions. 
            Fig. 4.16 shows recorded human ECG signals.       
            Fig. 4.17 shows the normalized spectrum of the measured EEG during eyes open 
and eyes closed. The dry electrodes are placed in positions of O1 and Cz of the head using 
the international 10-20 electrode placement system. Alpha waves (8-12 Hz) are clearly 
visible when the subject’s eyes are closed and mentally relaxed, and are suppressed when 




















Fig. 4.15 Human EMG recordings. 















Fig. 4.16 Human ECG recordings. 



























Fig. 4.17 Human EEG recordings during eyes open and eyes close. 
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Chapter 5  
Conclusions and Future Works 
5.1 Conclusions 
           This dissertation presents the design of low-power low-noise amplifiers for 
biopotential applications. The main conclusions are summarized below. 
           First, I proposed a design strategy for a neural recording amplifier array with ultra-
low-power low-noise operation that is suitable for large-scale integration. The topology 
combines a highly efficient but supply-sensitive single-ended first stage with a shared 
reference channel and a differential second stage to effect feed-forward supply noise 
cancellation, combining the low power of single-ended amplifiers with improved supply 
rejection. The amplifier is fabricated in a 90 nm CMOS process and occupies 0.137 mm2 
of chip area. For a two-channel amplifier, the measurements show a mid-band gain of 58.7 
dB and a pass-band from 490 mHz to 10.5 kHz. The amplifier consumes 2.85 μA per 
channel from a 1-V supply and exhibits an input-referred noise of 3.04 μVrms from 0.1 Hz 
to 100 kHz, corresponding to a noise efficiency factor (NEF) of 1.93. The PSRR of at 
least 50 dB is sufficient for typical recording scenarios. The NEF can be further improved 
when the reference amplifier is shared by more channels. Additionally, the 1 V supply is 
well suited for integration with low-power digital circuitry in complex systems-on-chip. 
          Second, I proposed a configurable analog front-end (AFE) for the recordings of a 
variety of biopotential signals, including electromyography (EMG), electrocardiogram 
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(ECG), electroencephalogram (EEG), action potential (AP) signals, etc. The first stage of 
the AFE employs a chopper-stabilized current-reuse complementary input (CRCI) 
telescopic-cascode amplifier to achieve high noise-power efficiency and suppress 1/f noise. 
A tunable impedance-boosting loop (IBL) is utilized, which is robust to process variation 
and parasitic capacitance and increases the input impedance from 4.3 to 102 MΩ. The 
proposed AFE is fabricated in a 0.13 μm CMOS process. The AFE has a mid-band gain 
from 45.2-71 dB. The low-pass corner is tunable in the range of 70-400 Hz and 1.2-7 kHz. 
When configured for EEG recordings (0.7-100 Hz), the AFE draws 5.4 μW from a 1.2 V 
supply while exhibiting input-referred noise of 0.45 μVrms, corresponding to a noise 
efficiency factor (NEF) of 3.7. When configured for AP recordings (0.7 Hz-7 kHz), the 
AFE consumes 5.9 μW with input referred noise of 2.93 μVrms and a NEF of 3.0.  
5.2 Future Works 
            Future works that can make improvements are summarized below. 
            First, the two-stage amplifier array can be implemented with more channel-count. 
This will further improve the noise-power efficiency and reduce the silicon area per 
channel. A large scale amplifier array can be used with multi-electrode array for neural 
recordings.  
            Second, the area of the configurable AFE can be reduced. Significant area of the 
AFE is occupied by the passive devices like resistors and capacitors. In the OTAs in large-
time constant integrator and the second-stage VGA, large resistors are used in CMFB 
circuitry to provide sufficient output swing. Switched-capacitor CMFB can be used to 
implement large output swing without using large resistors, which could save the area. 
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            Third, the configurable AFE can be designed to have different power mode for 
corresponding biopotential recordings. Current DAC can be used to tune the bias current 
of the AFE. In low-power mode, AFE can be used for the recordings of high-amplitude 
level of biopotentials, such as EMG, ECG, etc. In high-power mode, AFE can be used for 
the recordings of low-amplitude level of biopotentials, such as EEG, AP, etc. 
             Finally, the AFE can be implemented in multi-channel configuration and 
integrated with an ADC and a wireless transmitter as a system-on-chip. This will provide 


















List of References 
 
78
[1] R. B. Northrop, Analysis and application of analog electronic circuits to biomedical 
instrumentation, 2nd Edition ed., CRC Press, 2012. 
[2] R. Stufflebeam, "Neurons, synapses, action potentials, and neurotransmission". 
[3] [Online]. Available: http://en.wikipedia.org/wiki/Action potential. 
[4] [Online]. Available: http://en.wikipedia.org/wiki/Electrocardiography. 
[5] [Online]. Available: http://en.wikipedia.org/wiki/Electroencephalography. 
[6] D. L. Schomer and F. H. Lopes da Silva, Electroencephalography: basic principles, 
clinical applications, and related fields, Lippincott Williams & Wilkins, 2005. 
[7] L. A. Geddes and L. E. Baker, Principles of applied biomedical instrumentation, 3rd 
edition ed., Wiley, 1989. 
[8] Available:http://www.uweb.engr.washington.edu/research/tutorials/bioelectrodes.html  
[9] L. A. Geddes, "Interface design for bioelectrode systems," IEEE Spectrum, vol. 9, no. 
10, pp. 41-48, 1972.  
[10] J. N. Y. Aziz, K. Abdelhalim, R. Shulyzki, R. Genov, B. L. Bardakjian, M. 
Derchansky, D. Serletis, and P. L. Carlen, "256-channel neural recording and delta 
compression microsystem with 3-D electrode," IEEE J. Solid-State Circuits, vol. 44, pp. 
995-1005, 2009.  
[11] K. Najafi and K. Wise, "An implantable multielectrode array with on-chip signal 
processing," IEEE J. Solid-State Circuits, vol. 21, pp. 1035-1044, 1986.  
[12] C. Nordhausen,  E. Maynard, and R. Normann, "Single unit recording capabilities of 
a 100-microelectrode array," Brain Res., vol. 726, no. 1996, pp. 129-140. 
 
79
[13] R. Harrison, "The design of integrated circuits to observe brain activity," Proc. IEEE, 
vol. 96, pp. 1203-1216, 2008. 
[14] T. Seese, H. Harasaki, G. Saidel, and C. R. Davies, "Characterization of tissue 
morphology, angiogenesis, and temperature in the adaptive response of muscle tissue to 
chronic heating," Lab. Investigation, vol. 78, pp. 1553-1562, 1998. 
[15] J. C. LaManna,  K. A. McCracken,  M. Patil, and O. J. Prohaska, "Stimulus-activated 
changes in brain tissue temperature in the anesthetized rat," Metabolic Brain Disease, vol. 
4, pp. 225-237, 1989. 
[16] "IEEE standard for safety levels with respect to human exposure to radio frequency 
electromagnetic fields, 3 kHz to 300 GHz," IEEE Std., no. 2006.  
[17] S. Kim, R. A. Normann, R. Harrison, and F. Solzbacher, "Preliminary study of thermal 
impacts of a microelectrode array implanted in the brain," in Proc. 2006 Intl. Conf. of the 
IEEE Eng. in Medicine and Biology Soc.,, New York, 2006. 
[18] S. Kim, P. Tathireddy, R. A. Normann, and F. Solzbacher, "In vitro and in vivo study 
of temperature increases in the brain due to a neural implant," in Proc. 3rd Intl. IEEE EMBS 
Conf. on Neural Engineering, Kohala Coast, HI, 2007. 
[19] S. Mandal, and R. Sarpeshkar, "Low-power CMOS rectifier design for RFID 
applications.," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, pp. 1177-1188, 2007. 
[20] S. P. Beeby, M. J. Tudor, and N. M. White, "Energy harvesting vibration sources for 
microsystems applications," Measurement Science and Technology, vol. 17, 2006. 
 
80
[21] Y. K. Ramadass, and A. P. Chandrakasan, "A battery-less thermoelectric energy 
harvesting interface circuit with 35 mV startup voltage," IEEE J. Solid-State Circuits, vol. 
46, pp. 333-341, 2011. 
[22] E. Kandel, J. H. Schwartz, and T. Jessell, Principles of neural science, New York: 
McGraw-Hill, 2000. 
[23] E. Leuthardt, G. Schalk, J. R. Wolpaw, J. Oiemann, and D. Moran, "A brain-computer 
interface using electrocorticographic signals in humans," J. Neural Eng., vol. 1, pp. 63-71, 
2004. 
[24] R. Anderson, S. Musallam, and B. Pesaran, "Selecting the signals for a brain machine 
interface," Curr. Opn. Neurobiol, vol. 14, pp. 720-726, 2004. 
[25] K. S. Guillory, and R. A. Normann, "A 100-channel system for real time detection 
and storage of extracellular spike waveforms," J. Neurosci. Meth., vol. 91, pp. 21-29, 1999. 
[26] D. R. Merrill, M. Bikson, and J. G. Jefferys, "Electrical stimulation of excitable tissue: 
design of efficacious and safe protocols," J. Neurosci. Methods, vol. 141, pp. 171-198, 
2005. 
[27] R. Harrison, and C. Charles, "A low-power low-noise CMOS amplifier for neural 
recording applications," IEEE J. Solid-State Circuits, vol. 38, pp. 958-965, 2003. 
[28] W. Wattanapanitch, M. Fee, and R. Sarpeshkar, "An energy-efficient micropower 
neural recording amplifier," IEEE Trans. Biomed. Circuits Syst., vol. 1, pp. 136-147, 2007. 
[29] C. L. Qian, J. Parramon, and E. Sanchez-Sinencio, "A micropower low-noise neural 
recording front-end circuit for epileptic seizure detection," IEEE J. Solid-State Circuits, 
vol. 46, pp. 1392-1405, 2011. 
 
81
[30] J. Holleman, and B. Otis, "A sub-microwatt low-noise amplifier for neural recording," 
in Proc. 29th Annu. Int. Conf. IEEE Engineering in Medcine and Biology Society, 2007. 
[31] F. Zhang, J. Holleman, and B. P. Otis, "Design of ultra-low power biopotential 
amplifiers for biosignal acquisition applications," IEEE Trans. Biomed. Circuits Syst., vol. 
6, pp. 344-355, 2012. 
[32] K. M. AlAshmouny S. I. Chang, and E. Yoon, "A 4 µW/ch analog front-end module 
with moderate inversion and power-scalable sampling operation for 3-D neural 
microsystems," IEEE Trans. Biomedical Circuits and Syst., pp. 403-413, 2012. 
[33] P. Mohseni, and K. Najafi, "A fully integrated neural recording amplifier with DC 
input stablization," IEEE Trans. Biomed. Eng. , vol. 51, pp. 832-837, 2004. 
[34] X. Zou, X. Xu, L. Yao, and Y. Lian, "A 1V 450 nW fully integrated programmable 
biomedical sensor interface chip," IEEE J. Solid-State Circuits, vol. 44, pp. 1067-1077, 
2009. 
[35] V. Majidzadeh, A. Schmid, and Y. Leblebici, "Energy efficient low-noise neural 
recording amplifier with enhanced noise efficiency factor," IEEE Trans. Biomedical 
Circuits and Syst., vol. 5, pp. 262-271, 2011. 
[36] M. Yin, and M. Ghovanloo, "A low-noise preamplifier with adjustable gain and 
bandwidth for biopotential recording applications," in Proc. IEEE Int. Symp. Circuits and 
Systems, 2007. 
[37] C. M. Lopez, D. Prodanov, D. Braeken, I. Gligorijevic, W. Eberle, C. Bartic, R. Puers, 
and G. Gielen, "A multichannel integrated circuit for electrical recording of neural activity, 
 
82
with independent channel programmability," IEEE Trans. Biomedical Circuits and Syst., 
vol. 6, pp. 101-110, 2012. 
[38] P. Kmon, and P. Grybos, "Energy efficient low-noise multichannel neural amplifier 
in submicron CMOS process," IEEE Trans. Circuits and Syst. I, vol. 60, pp. 1764-1775, 
2013. 
[39] T. Delbruck, and C. A. Mead, "Analog VLSI adaptive, logarithmic wide dynamic 
range photoreceptor," in Proc. IEEE Int. Symp. Circuits and Systems, 1994. 
[40] F. Bahmani and E. Sanchez-Sinencio, "A highly linear pseudo-differential 
transconductance," in Proc. 2004 Eur. Solid-State Circuits Conf. (ESSCIRC), Belgium, 
2004. 
[41] C. Jakobson, I. Bloom, and Y. Nemirovsky, “1/f noise in CMOS transistors for analog 
applications from subthreshold to saturation,” Solid-State Electron., vol. 42, no. 10, pp. 
1807–1817, 1998. 
[42] Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. Boston, MA: 
McGraw-Hill, 1998. 
[43] C. C. Enz, and G. C. Temes, "Circuit techniques for reducing the effects of opamp 
imperfections: autozeroing, correlated double sampling, and chopper stabilization," 
Proceedings of IEEE, pp. 1584-1614, 1996. 
[44] A. T. K. Tang, "A 3 µV-offset operational amplifier with 20 nV/rt Hz input noise PSD 




[45] M. A. P. Pertijs, and W. J. Kindt, "A 140 dB-CMRR current-feedback instrumentation 
amplifier employing ping-pong auto-zeroing and chopping," in IEEE ISSCC Dig. Tech. 
Papers, 2009.  
[46] R. Burt, and J. Zhang, "A micropower chopper-stabilized operational amplifier using 
a SC notch filter with synchronous integration inside the continuous-time signal path," 
IEEE J. Solid-State Circuits, pp. 2729-2736, 2006. 
[47] A. Bilotti, G. Monreal, and R. Vig, "Monolithic magnetic hall sensor using dynamic 
quadrature offset cancellation," IEEE J. Solid-State Circuits, pp. 829-836, 1997. 
[48] R. Wu, K. A. A. Makinwa, and J. H. Huijsing, "A chopper current-feedback 
instrumentation amplifier with a 1 mHz 1/f noise corner and an AC-coupled ripple 
reduction loop," IEEE J. Solid-State Circuits, pp. 3232-3243, 2009. 
[49] Q. W. Fan, J. H. Huijsing, and K. A. A. Makinwa, “A 21 nV/sqrt Hz chopper-stabilized 
multi-path current-feedback instrumentation amplifier with 2 µV offset,” IEEE J. Solid-
State Circuits, pp. 464-475, 2012. 
[50] J. F. Witte, J. H. Huijsing, and K. A. A. Makinwa, “A chopper and auto-zero offset-
stabilized CMOS instrumentation amplifier,” in Symp. VLSI Circuits Dig., pp. 210–211, 
Jun. 2009. 
[51] J. Guo, J. Yuan, J. G. Huang, J. K. Y. Law, C. K. Yeung, and M. S. Chan, "32.9 nV/rt 
Hz 60.6 dB THD dual-band micro-electrode array signal acquisition IC," IEEE J. Solid-
State Circuits , pp. 1209-1220, 2012. 
 
84
[52] R. F. Yazicioglu, P. Merken, R. Puers, and C. V. Hoof, "A 60 µW 60 nV/rtHz readout 
front-end for portable biopotential acquisition systems," IEEE J. Solid-State Circuits, pp. 
1100-1110, 2007. 
[53] J. W. Xu, R. F. Yazicioglu, B. Grundlehner, P. Harpe, K. A. A. Makinwa, and C. V. 
Hoof, "A 160 µW 8-Channel active electrode system for EEG monitoring," IEEE Trans. 
Biomedical Circuits and Syst., pp. 555-567, 2011. 
[54] S. Mitra, J. Xu, A. Matsumoto, K. A. A. Makinwa, C. Van Hoof, and R. F. Yazicioglu, 
“A 700 8-channel EEG/contact-impedance acquisition system for dry-electrodes,” in Proc. 
Symp. VLSI Circuits (VLSIC), pp. 68–69, Jun. 2012. 
[55] T. Denison, K. Consoer, W. Santa, A. T. Avestruz, J. Cooley, and A. Kelly, "A 2 μW 
100 nV/rtHz chopper-stabilized instrumentation amplifier for chronic measurement of 
neural field potentials," IEEE J. Solid-State Circuits, pp. 2934-2945, 2007. 
[56] Q. W. Fan,  F. Sebastiano, J. H. Huijsing, and K. A. A. Makinwa, "A 1.8 µW 60 nV 
/sqrt Hz capacitively-coupled chopper instrumentation amplifier in 65 nm CMOS for 
wireless sensor nodes," IEEE J. Solid-State Circuits, pp. 1534-1543, 2011. 
[57] Q. W. Fan, J. H. Huijsing, and K. A. A. Makinwa, “A 1.8 µW 1 µV-offset capacitively-
coupled chopper instrumentation amplifier in 65 nm CMOS,” in Proc. ESSCIRC, pp. 170–
173, 2010. 
[58] Q. W. Fan, J. H. Huijsing, and K. A. A. Makinwa, “A 2.1 µW area-efficient 
capacitively-coupled chopper instrumentation amplifier for ECG applications in 65 nm 
CMOS,” in Proc. ASSCC, pp. 337–340, 2010. 
 
85
[59] J. Yoo, L. Yan, D. E. Damak, M. A. B. Altaf, A. H. Shoeb, and A. P. Chandrakasan, 
"An 8-Channel scalable EEG acquisition SoC with patient-specific seizure classification 
and recording processor," IEEE J. Solid-State Circuits, pp. 214-228, 2013. 
[60] Y. P. Chen, D. Jeon, Y. Lee, Y. Kim, Z. Foo, I. Lee, N. B. Langhals, G. Kruger, H. 
Oral, O. Berenfeld, Z. Zhang, D. Blaauw, and D. Sylvester, “An injectable 64 nW ECG 
mixed-signal SoC in 65 nm for arrhythmia monitoring,” IEEE J. Solid-State Circuits, pp. 
375-390, 2015.  
[61] Y. P. Chen, D. Blaauw, and D. Sylvester, “A 266nW multi-chopper  amplifier with 
1.38 noise efficiency factor for neural signal recording,” Proc. Symp. VLSI Circuits 
(VLSIC), pp. 1–2, June 2014. 
[62] H. Chandrakumar, and D. Markovic, “ A 2 µW 40mVpp linear-input-range chopper-
stabilized bio-signal amplifier with boosted input impedance of 300MΩ and electrode-
offset filtering,” in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, 2016.  
[63] S. Song, M. Rooijakkers, P. Harpe, C. Rabotti, M. Mischi, A. H. M. Van Roermund, 
and E. Cantatore, “A low-voltage chopper-stabilized amplifier for fetal ECG monitoring 
with a 1.41 power efficiency factor,” IEEE Trans. Biomedical Circuits and Syst., vol. 9, 
pp. 237-247, April 2015.   
[64] N. Verma, A. Shoeb, J. Bohorquez, J. Dawson, J. Guttag, and A. P. Chandrakasan, "A 
micro-power EEG acquisition SoC with integrated feature extraction processor for a 
chronic seizure detection system," IEEE J. Solid-State Circuits, pp. 804-816, 2010. 
 
86
[65] J. W. Xu, Q. W. Fan, J. H. Huijsing, C. V. Hoof, R. F. Yazicioglu, K. A. A. Makinwa, 
“ Measurement and analysis of current noise in chopper amplifiers”, IEEE J. Solid-State 
Circuits, pp. 1575-1584, 2013. 
[66] B. Johnson, and A. Molnar, “ An orthogonal current-reuse amplifier for multi-channel 
sensing,” IEEE J. Solid-State Circuits, pp. 1487-1496, June 2013. 
[67] J. A. Kaehler, “Periodic-switching filter networks- a means of amplifying and varying 
transfer functions,” IEEE J. Solid-State Circuits, vol. 4, no. 4, pp. 225- 230, Aug 1969. 
[68] T. Denison, G. Molnar, and R. R. Harrison, “Integrated amplifier architectures for 
efficient coupling to the nervous system,” in Analog Circuit Design, High-Speed Clock and 
Data Recovery, High-Performance Amplifiers, Power Management, M. Steyaert and A. H. 
M. Roermund, Eds. New York, NY, USA: Springer-Verlag, 2009, pp. 167–192. 
[69] P. E. Allen, and D. R. Holberg, CMOS Analog Circuit Design. Oxford, 2002. 
[70] M. S. J. Steyaert, W. M. C. Sansen, and Z. Chang, "A micropower low-noise 
monolithic instrumentation amplifier for medical purposes," IEEE J. Solid-State Circuits, 
Vols. SC-22, pp. 1163-1168, 1987. 
[71] R. Muller, S. Gambini, and J. Rabaey, "A 0.013 mm2, 5 μW, DC-coupled neural signal 
acquisition IC with 0.5 V supply," IEEE J. Solid-State Circuits, vol. 47, pp. 232-243, Jan. 
2012. 
[72] W. Oh, B. Bakkaloglu, C. Wang, and S. K. Hoon, “A CMOS low noise, chopper 
stabilized low-dropout regulator with current-mode feedback error amplifier,” IEEE Trans. 
Circuits Syst. I, Reg. Papers, vol. 55, no. 10, pp. 3006–3015, Nov. 2008. 
 
87
[73] “LT1761—100 mA, low noise, LDO micropower regulators in TSOT-23,” Linear 
Technol., Milpitas, CA, USA, 2005. 
[74] R. Quian Quiroga, Z. Nadasdy, and Y. Ben-Shaul, “Unsupervised spike detection and 
sorting with wavelets and superparamagnetic clustering,” Neural Comput., vol. 16, no. 8, 
pp. 1661–1687, Aug. 2004. 
[75] H. Gao, R. M. Walker, P. Nuyujukian, K. A. A. Makinwa, K. V. Shenoy, B. Murmann, 
and T. H. Meng, “HermesE: a 96-channel full data rate direct neural interface in 0.13 µm 
CMOS,” IEEE J. Solid-State Circuits, pp. 1043-1055, April 2012. 
[76] R. F. Yazicioglu, P. Merken, R. Puers, and C. V. Hoof, "A 200 µW eight-channel 
acquisition ASIC for ambulatory EEG systems," in IEEE ISSCC Dig. Tech. Papers, 2008. 
[77] K. K. O, N. Park, and D. J. Yang, "1/f noise of NMOS and PMOS transistors and their 
implications to design of voltage controlled oscillators," in IEEE Radio Frequency 
Integrated Circuits (RFIC) Symposium, 2002. 
[78] T. Jochum, T. Denison, and P. Wolf, "Integrated circuit amplifiers for multi-electrode 
intracortical recording," J. Neural Eng. , vol. 6, 2009. 
[79] P. M. Furth, and A. Andreou, "Linearised differential transconductors in subthreshold 
CMOS," Electron. Lett., pp. 545-547, 1995. 
[80] Z. Wang, and W. Guggenbuhl, "A voltage-controllable linear MOS transconductor 
using bias offset technique," IEEE J. Solid-State Circuits, pp. 315-317, 1990. 
[81] A. Nedungadi, and T. R. Viswanathan, "Design of linear CMOS transconductance 
elements," IEEE Trans. Circuits Syst., pp. 891-894, 1984. 
 
88
[82] C. Luján-Martínez, R. Carvajal, J. Galán, A. Torralba, J. Ramirez-Angulo and A. 
López-Martin, "A tunable pseudo-differential OTA with -78dB THD consuming 1.25 
mW," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 6, pp. 527-531, Jun. 2008. 
[83] J. Y. Lee, C. C. Tu, and W. H. Chen, "A 3V linear input range tunable CMOS 
transconductor and its application to a 3.3 V 1.1 MHz chebyshev low-pass Gm-C filter for 
ADSL," in Proc. IEEE Custom Integr. Circuit Conf., 2000. 
[84] J. Galan, M. Pedro, C. Rubia-Marcos, R. G. Carvajal, C. Lujan-Martinez, and A. 
Lopez-Martin, "A low-voltage, high linear programmable triode transconductor," in Proc. 








 Tan Yang was born in Xichang, Sichuan, China in 1982. He received his B.Sc. 
degree in Electronic Science and Technology from University of Electronic Science and 
Technology of China in 2004. From Aug. 2004 to Jul. 2006, he worked as an analog IC 
design engineer in Silan Microelectronics Co. in Hangzhou, China. From Oct. 2006 to Jul. 
2009, he was a full-time research assistant in State Key Laboratory of Millimeter Waves 
in the Department of Electronic Engineering at City University of Hong Kong, working on 
RF/Microwave circuit design. He started his Ph.D. study in the Department of Electrical 
Engineering and Computer Science at the University of Tennessee, Knoxville in 2010. His 
research interests include low-power low-noise analog front-end design for biomedical 
applications. 
 
